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ABSTRACT: The ATLAS readout subsystem is the main interface between ~1600 detector front-
end readout links and the higher-level trigger farms. To handle the high event rate (up to 100 
kHz) and bandwidth (up to 160 MB/s per link) the readout PCs are equipped with four ROBIN 
(readout buffer input) cards. Each ROBIN attaches to three optical links, provides local event 
buffering for approximately 300 ms and communicates with the higher-level trigger system for 
data and delete requests. According to the ATLAS baseline architecture this communication 
runs via the PCI bus of the host PC. In addition, each ROBIN provides a private Gigabit 
Ethernet port which can be used for the same purpose. Operational monitoring is performed via 
PCI. This paper presents a summary of the ROBIN hardware and software together with 
measurements results obtained from various test setups. 
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The ATLAS [1] experiment is one of the four large experiments aimed at studying high-energy 
particle interactions at the Large Hadron Collider (LHC). The design of the ATLAS Trigger and 
Data-Acquisition (TDAQ) system has been documented in [2], the base-line data-flow of the 
system in [3]. The ATLAS readout subsystem (ROS) is presented in [4], which incorporates the 
ROBIN as a key element to handle the high-rate, high-bandwidth input stream from the detector 
and to buffer events during the decision latency of the High-Level Trigger (HLT) system.  
A ROS PC is equipped with four1 ROBIN cards and each ROBIN attaches to three optical 
links and communicates with the HLT system for data and delete requests. According to the 
ATLAS baseline architecture this communication runs via the PCI bus of the host PC. In 
addition, each ROBIN has a private Gigabit Ethernet port which provides an alternative path for 
this communication.  
A total of 700 ROBIN cards have been produced and tested. Installation and 
commissioning started in 2005 and finished in 2007. The majority of the ROBINs have been in 
use continuously since installation. A low level of hardware problems has been observed on a 
few boards, but most have been resolved by firmware resets or replacement of faulty 
components. A final production run for another 70 cards to satisfy the needs of additional sub-
detectors and test-beds has been completed in August 2007. 
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 Four ROBIN cards is the typical case. Some ROS-PCs serving high-bandwidth detectors are equipped 
with 3 ROBINs only, while others serving low-bandwidth detectors have five ROBINs. 




Figure 1. ATLAS TDAQ. 
In this paper an overview of the ROBIN hardware and software and of relevant 
measurement results is presented. For further information see [2] and [4] for system aspects, [5], 
[6] and [7] for design documentation, [8] for the user manual and [9] and [10] for performance 
measurement results. 
A glossary of terms and abbreviations used in this paper is given in [11]. 
2. Readout system 
2.1 Environment 
The ATLAS ROS is one of the major components of the ATLAS TDAQ system (figure 1). 
Event data are generated in the detector and sent at the level-1 trigger rate (75/100 kHz2) via 
1600 Read-Out-Links (ROL) to the ROS. The ROS is composed of roughly 160 PCs, each one 
equipped with typically four ROBIN cards, which decouple the ROS PCs from the high-rate, 
high-bandwidth input load coming from the ROLs. For each event one of the level-2 processors 
in the LVL2 farm decides whether the event should be retained using event data requested from 
a subset of the detector, the so-called region-of-interest (RoI). After the typical level-2 latency 
of a few tens of ms the event is either marked for acceptance or rejection. Reject decisions are 
collected by the dataflow-manager (DFM) subsystem and broadcast to the ROS in groups of 
typically 100 events. For an accepted event the event-builder/switch-farm-interface (EB/SFI) 
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 100 kHz is the maximum rate (and requires upgrading of parts of the TDAQ system), 75 kHz is the nominal rate. 
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subsystems builds a full event record from the data of the entire detector – all ROBINs 
including the ones of the RoI regions will be requested in this case – and subsequently marks 
the copy of the event remaining in the ROS for deletion via the DFM. The requirements on the 
ROS are documented in [12]. 
All communication between ROS, LVL2, DFM and EB run via a Gigabit Ethernet (GbE) 
network. In the baseline ROS the ROBINs communicate only with the ROS-PC, via PCI. In the 
switch-based ROS scenario ROBINs are additionally connected to the network via their private 
GbE port and may for example respond to data requests and delete requests over PCI and GbE 
concurrently. It depends on the overall system configuration how the two interfaces are used.  
However, all communication not directly related to event data, for example configuration 
and operational monitoring, is always via the PCI interface. The additional GbE path provides 
for extra scalability of the ROS, when the PCI bus reaches its limits. Figure 2 shows the general 
arrangement of a ROS PC with ROBINs. 
2.2 Requirements 
According to [4] the rates of RoI requests received by the ROS PCs have been estimated with a 
"paper model", where "paper" refers to "back-of-the-envelope" calculations. In practice, the 
required calculations are done with a C++ program. The calculations are based on the 
assumption that the RoI rate does not depend on the η  and Φ  of the centre of the RoI, but only 
on the area in η - Φ  space associated with the RoI. The RoI rates for each possible RoI location 
and type (electromagnetic shower, jet, single hadron, muon) are obtained with a straightforward 
calculation. Inputs for it are: the level-1 accept rate, exclusive fractional rates for the various 
level-1 trigger menu items, the number and type of RoIs associated with each trigger item and 
the η -Φ  area associated with the RoI location and type. The rates of requests received by each 
ROS PC and the request rates for each ROL are then obtained using the mapping of the detector 
onto the ROLs, the acceptance factors of the various level-2 trigger steps, and the RoI rates for 
 
Figure 2. Schematic overview of a ROS PC with ROBINs connecting to the Level-2 and Event 
Builder networks via PCI bus as well as via their dedicated interfaces. 
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the RoI locations associated with the η -Φ  areas from which data are requested (RoI type and 
detector dependent). The model predicts that for the design luminosity trigger menu, for each 
level-1 accept on average buffered event fragments will be requested from 16.2 ROLs 
connected to 8.4 ROS PCs, i.e. from on average 2 ROLs per PC for these ROS PCs. This 
illustrates that RoI-driven processing is a key property of the ATLAS level-2 system. With 1 - 
1.5 kByte per fragment and 100 kHz level-1 accept rate a bandwidth of ~ 2 GByte/s is needed, 
instead of ~ 150 GByte/s for full read-out. Furthermore the maximum rate of requests per ROL 
by the level-2 trigger is about 5 – 8 kHz, instead of 100 kHz that would be required for full 
read-out. The ROS PC takes care of distributing requests to the ROBINs (for each ROL 
individually) and of partial event building. The maximum request rate and output event fragment 
rate per ROS PC, for level-2 triggering only, are about 20 – 25 kHz for a few ROS PCs; for the 
remaining PCs they are less than 15 kHz. The maximum data volume to be transferred per ROS 
PC is predicted to be less than 35 MByte/s. Note that, if needed, there is some room for 
minimizing request rates and data volumes per ROS PC by interchanging ROL connections. 
Event Building is anticipated to take place at a maximum rate of ~3–3.5 kHz with an 
associated total bandwidth requirement of 3–5 GByte/s. In view of possible non-standard 
triggers the requirement for the request rate per ROL (by Level-2 and Event Builder) that the 
ROBIN should be able to handle has been set to 21 kHz, i.e. much higher than the requirements 
resulting from the paper model. 
3. Development and production procedure 
The final ATLAS ROBIN is the culmination of activities [13], [14] over an extended period at 
different institutes. The development process for hardware3 and software4 followed the standard 
CERN rules with prototyping and a number of reviews. The design team was formed in early 
2002 and developed a prototype design, which was reviewed and accepted in October 2002 
[15]. After the successful production and test of the prototypes the design of the final ROBIN 
was developed and reviewed in May 2004 [16]. Initial samples of the final ROBIN became 
available in Feb 2005 and confirmed the performance expectations. Subsequently the ROBIN 
passed the production readiness review (PRR) in March 2005 [17]. 
The production of the 700 cards was divided in two halves, produced at sites in the UK and 
Germany. In the UK the main production was held until a pre-series5 batch had been produced, 
to gain experience with the UK production site and to provide ROBINs for a 10% “Pre-Series” 
TDAQ system. The German part was ordered immediately after the PRR, as all previous 
prototypes and samples had been produced there. The German production was completed in Oct 
2005, the UK production in May 2006. In Sept 2006 the majority of ROBINs was installed in the 
160 ROS PCs procured so far. A final production run of 70 cards has been performed in August 
2007 at the German production site and the boards have been tested in early September 2007. 
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 Hardware relates here to the physical device and the VHDL code for the FPGA. The production and 
assembly of the PCBs was done by external companies. 
4
 Software relates to four distinct areas: boot-loader and application running on the ROBIN, device driver 
and applications running on the host PC. 
5
 A pre-series ROS system was built in order to do tests on a 10%-system. The pre-series ROBIN batch 
was 50 cards. 
















Figure 3. ROBIN Block Diagram. 
 
Figure 4. The ROBIN card. The connectors at the left (from top to bottom) are for Gigabit  
Ethernet (electrical connection) and for three HOLA S-links (optical). The FPGA is at the center 
of the board (part labelled with "Xilinx"), the chip below it is the PCI bus interface, immediately 
right of the PCI interface the PowerPC 440 microcontroller can be seen. The connector at the 
right is for the 100 Mbit Ethernet connection of the PowerPC. The left connector of the pair of 
connectors at the lower right corner of the board provides an RS-232 connection to the 
microcontroller. Just above the FPGA is a connector for a mezzanine board. 
4. Hardware design 
The hardware of the ROBIN device, shown in figure 4, is based on two main elements: a Xilinx 
Virtex-II 2000 Field-Programmable-Gate-Array (FPGA) [18] in a 896-pin package and a 
PowerPC PPC440GP microcontroller [19] operated at a clock frequency of 466 MHz. I/O-
interfaces and buffer memories are attached to the FPGA, see figure 3. The FPGA handles all 
real-time, high-rate and high-bandwidth functions; the processor performs book-keeping and 
less time-critical functions. Each channel owns a dedicated input port, a buffer memory and 
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independent resources inside the FPGA, to avoid bottle-necks. Multiplexing of the channels 
towards the output interface is done by the DMA-engine6 in the FPGA.  
The FPGA is attached to the external bus of the CPU and all communication runs via first-
in/first-out (FIFO) and dual-ported (DPR) memory elements, embedded in the FPGA. The 
connectivity to the ATLAS detector is provided by three read-out-links (ROLs), following the 
HOLA S-Link specifications [20], [21]. They are implemented with 2 GBits/s optical 
transceivers, discrete serialisers / de-serialisers (TLK2501 [22]) and an S-Link protocol engine 
embedded into the ROBIN FPGA as a VHDL core. 
The PCI interface uses a discrete PCI-to-local bus bridge device PLX PCI9656 [23] 
attached to the FPGA. The PCI-side operates at 64 bit / 66 MHz while the local side is only 32 
bit wide and limits the maximum throughput to 264 MB/s. The electrical Gigabit Ethernet 
interface uses a discrete Marvell Alaska Ultra+88E1011S transceiver (PHY) [24] and a media-
access-controller (MAC) embedded in the FPGA. The connection to the HLT farm (level-2 and 
EB/SFI) can run over both PCI and GbE interfaces concurrently.  
Data coming from the ROLs is stored in SDRAM buffers (64 MB per channel). Additional 
memory is available for the FPGA (512 kB static SRAM as network packet buffer) and for the 
processor (128MB DRAM as main memory, including buffer management data structures). 
Low-level control (e.g. reset, JTAG) of the board is accomplished by a Complex 
Programmable Logic Device (CPLD) [25] device. An 8 MB FLASH memory stores the boot-
code for the processor, the FPGA bit stream and some environment variables. In addition it 
provides a one-time-programmable sector for serial number and manufacturing information.  
Factory programming is done via JTAG by first loading the CPLD device. The FLASH 
memory can be loaded subsequently either from a JTAG-debugger attached to the processor or 
via PCI, using a special configuration file for the FPGA. The FPGA can be configured by one of 
three interfaces: a separate JTAG port7 on the CPLD JTAG connector, a JTAG port emulated by 
the PCI bridge or a JTAG port emulated by the CPU. 
An 80 pin connector is available to add mezzanine boards providing extra functionality. 
The connector has 50 single-ended signals, one input clock and one 66 MHz output clock. 
The built-in Ethernet port of the processor is routed to an additional RJ45 connector at the rear 
end of the PCB. This interface can be used by appropriate OS-software in stand-alone operation.  
5. Functional description 
The FPGA receives events fragments from the ROLs and stores them in the associated buffer 
(figure 5). A paged memory layout is used to store fragments, with a programmable page size. 
Possible values of the page size are between 1 kB and 128 kB, the typical value is 2 kB. Free 
pages are provided by the CPU via a Free-Page-FIFO (FPF), which takes up to 1k entries.  For 
every incoming fragment a new page entry is taken from the FIFO, which gives the starting 
address for that fragment in the buffer memory. If the size of the fragment is larger than one 
page, subsequent entries are taken from the FPF. The fragment size at this stage is only limited 
by the number of available free pages. When a page is full or the fragment itself is complete, the 
page information (starting address, length and status) is written to the Used-Page-FIFO (UPF), 
from where the CPU picks it up. The UPF can buffer 256 page records with 4 words per entry: 
page info, level-1 event identifier (L1ID), status and run-number. The FPF and UPF for every 
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 PCI and GbE have separate, independent DMA engines. 
7
 This JTAG port is used only during factory testing to verify the functionality of the FPGA 
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ROL are separate and independent. The UPF status includes error information related to 
fragment transmission quality and format. 
The CPU picks up the information from the UPF and performs the book-keeping. A fragment 
is identified by its 32 bit extended L1ID,8 which is in general monotonically9 incrementing. To find 
quickly the information related to a L1ID a simple hashing algorithm is used: 
1. A hash-key is created from some (typically 16) lower bits of the L1ID 
2. All pages with the same key are stored in a linked list 
The time to find a fragment is determined by the average search depth in the linked list. 
With 20 bit10 hashing the entire range of L1ID for a 0.1 Hz event-counter-reset (ECR) rate is 
covered and the probability for multiple entries is very low, leading to an average search depth 
of close to 1. If a duplicate L1ID is recognized, the pages allocated for the previous fragment 
are freed and the new fragment is entered at a new location. The new fragment is marked as a 
“duplicate”, in the ROB status field. Finally the processor periodically moves free pages from 
the list of free pages to the FPF. Fragments with errors (e.g. invalid format) are kept, provided 
they appear to have at least a proper L1ID. 
                                                          
8
 The ROBIN firmware supports the use of a second 32-bit field called run-number to identify fragments, 
thus having a 64-bit identification mechanism. This feature is not yet used by the ROS software. 
9
 The 24-bit primary L1ID is reset by an event counter reset at a rate of 0.1 to 10 Hz. The resets are 
counted and the value is mapped into the most significant byte of the L1ID field. The combined field is 
called extended L1ID. 
10
 A large number of hash-bits reduces the time to find a fragment, but it badly affects the performance of 
garbage collection and other maintenance functions. As the number of stored fragments cannot exceed 
64k it is a good compromise to use 16 bits only for the hash-key. 
 
Figure 5. Handling of incoming fragments. 
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The ROL buffers are accessed in a virtual dual-ported fashion, using fixed time-slice 
arbitration (1:1) for WRITE and READ paths, in order to guarantee full input bandwidth 
(160MB/s according to the S-Link specification).11 During normal operation access to the buffers 
is done in write-only mode from the ROL side or in read-only mode from the DMA side. There is 
an additional path available, which allows the CPU to write and read data, however this interferes 
with the other interfaces and is used only during self-test or in S-Link emulation mode. 
Sending messages via PCI to the ROBIN is a 2 step process. First, message data is written 
to a DPR (see page 6) in the FPGA. After the entire message has been written, a message 
descriptor (single 32 bit value) is written to a FIFO, specifying offset and length of the message. 
The size of the DPR is 2 kWords (8 kB), the size of the FIFO is 32 words. Using a DPR for the 
message enables the ROBIN-CPU to use a pre-fetching bus access, which provides a better 
performance compared to reading all data from a FIFO.  
The GbE message interface uses basically the same mechanism. The FPGA receives 
Ethernet packets and transfers them directly into the external static memory, which is organised 
as a ring-buffer. In addition, it writes the packet descriptor (size and offset in the memory) to a 
FIFO. A flow-control message is sent when the number of messages in the FIFO or the 
occupancy of the memory reaches a hard-wired threshold. 
Responses are sent from the CPU to either PCI or GbE via separate DMA engines in the 
FPGA (PCI example: figure 6). The handling is identical in both cases and comprises: 
1. Write DMA descriptor to DMA FIFO, specifying header data size, buffer data 
size, buffer offset and ROL channel number. For PCI, the destination address 
descriptor is given as well. 
2. Write header data (if any) to DMA FIFO 
After step 1 the DMA engine starts to evaluate the descriptor, then fetches the specified 
amount of header data (if any) from the FIFO and forwards it to the output interface (MAC or 
PCI). When all header words are processed, data from the buffer (if any) is appended. The 
DMA FIFO has a size of 512 words, so multiple responses can be queued for the DMA engine, 
without blocking the CPU. The GbE DMA engine has the ability to terminate the header section 
on an odd 16 bit boundary (= suppress the upper 16 bits of the last header word), which is 
required to run IP over Ethernet.12 
The CPU performs operational monitoring on a variety of items, e.g. number of fragments, 
number of messages, fragment size histogram, buffer occupancy histogram, etc. Extensive error 
checking is done as well, both by the CPU and the FPGA.  
The FPGA compares the actual length of an event fragment against the length information in 
the header field. An eventual mismatch is flagged to the CPU. In addition, the FPGA calculates a 
CRC on the entire fragment and appends the CRC value to the last memory page of the fragment. 
This CRC can be used to verify data integrity when the event is further processed upstream.  
The CPU checks for format errors indicated by the FPGA, minimum fragment size and 
incorrect sequence of the event-id. Fragments are only discarded at this stage, when they contain 
both a sequence error and one of the other errors. 
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 The optical links operate at 2 Gb/s (= 200 MB/s), which is more than the nominal 160 MB/s of the S-
Link specification. The available memory bandwidth is in the order of 450MB/s per channel, thus 
significantly higher than the worst-case of 200 MB/s IN plus 200 MB/s OUT.  
12
 The Ethernet header is not 32 bit aligned, but has either 14 or 18 bytes, depending on the existence of 
the VLAN field. 




Figure 6. PCI fragment request. 
The CPU can perform a “garbage-collection” operation, which removes all left-over 
fragments outside a validity range. The range is identified by the host PC, when it requests the 
garbage-collection. 
Statistics and monitoring information is available to the host PC via the message interface.  
After power-up the processor loads the ROM monitor from the FLASH memory. At the 
end of the initialisation sequence it checks the FLASH environment variables, which should 
contain a command to load the ROBIN application from the FLASH. The ROBIN application 
then configures the FPGA with the bit-stream from FLASH and performs self-test and final 
initialisation. This procedure is sufficiently quick to bring the ROBIN into full operation while 
the host PC is still busy loading the operating system. 
6. ROS software 
The software running on the ROS PCs is based on the IOManager (IOM) framework, also used 
for the ROD Crate DAQ (RCD) [26]. It consists of a multi-threaded C++ program using Linux 
POSIX threads. The configuration and control of the ROS software is similar to that of the ROD 
Crate DAQ. Here we concentrate on the threads involved in the data flow for which the thread 
structure is sketched in figure 7.  
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Figure 7. ROBIN - ROS PC interaction. 
The receipt of a message from one of the level-2 trigger processors or Event Building 
nodes activates the trigger thread (it may also be activated by an internal “event” in case of 
emulation of the reception of messages). The trigger thread creates a request object, specifying 
the action to be executed according to the type and contents of the message, and posts it to a 
queue. The action can consist of requesting the ROBINs to delete event fragments or of the 
retrieval of one or more event data fragments from the ROBINs to be sent back to the requesting 
node. The request objects are retrieved from the queue by request handler threads. Each handler 
handles one request at a time, but different handlers can work in parallel in order to achieve 
better CPU utilization. The number of threads is configurable. In case of data requests, the 
request handler thread builds a larger fragment from the event fragments received from the 
ROBINs (as described in the previous section, the ROBINs transfer the requested data from 
their buffer memories to the memory of the PC) and output it to the destination specified in the 
request object.  
7. Performance results 
There are different views on the performance of the ROBIN. The very basic parameters are the 
processing times of the two time-critical tasks, fragment handling and message processing. The 
latter is quite different for PCI-based and network-based messages. Bandwidth limitations come 
into play when the ROBIN operates at high request rates. For a typical baseline ROS the system 
performance is largely dominated by the PC itself.  
Stand-alone performance measurements have been obtained for two scenarios, PCI-based and 
network based. The initial network-based setup for the PRR has been done using a custom protocol 
on top of raw Ethernet packets. Later-on the custom protocol was replaced by standard UDP. 
The typical stand-alone PCI setup is derived from figure 2 by driving the S-Link inputs 
from a separate PC, which generates event fragments of programmable size at the maximum 
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speed13 of the physical link (2 Gb/s). A test program in the host PC requests fragments from the 
ROBINs at a variable ratio. Figure 8 displays the performance of a ROBIN with 3 active 
channels for different fragment sizes and request rates.14 For fragment sizes of 1600 bytes and 
larger the L1-rate is limited by the S-Link bandwidth15 for low request ratios and by the PCI 
bandwidth for higher request ratios. For smaller fragment sizes (up to about 1kB) there is a 
linear region with a constant slope, defined by the performance characteristics of the ROBIN. 
For 100 kHz L1-rate and 1 kB fragments the maximum total request rate is around 80 kHz, 
which equates to approximately 27 kHz per channel. The ROBIN performance in this area is 
characterised by 2 basic parameters: the time tf required to process the incoming fragments 
(including the time to delete them) and the time tr to respond to data requests. In the recent test 
setup the model parameters16 were measured as tr ~ 4.6 µs and tf ~ 6.1 µs. The data point 
marked as “Worst-case ROS” corresponds to an RoI-size of 2.7 ROLs at design luminosity. The 
                                                          
13
 Hence the rate can go above the nominal 100 kHz, for fragments up to 2 kB. 
14
 Note: the X-axis shows the combined rate of request for all 3 channels. Every channel has one third of 
this rate. 
15
 These measurements were done using a remote data source and an optical S-Link with a bandwidth limit 
of 200MB/s. One item was measured using the internal data generator with a bandwidth limit of 264 MB/s. 
16
 Parameter tf is calculated for 3 ROLs, while tr is calculated per ROL.  

































Figure 8. Single ROBIN PCI performance. 
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data request rate17 per ROBIN channel in this case is around 6 kHz for a typical fragment size of 
1 kB. The data point marked as „Extreme ROS” corresponds to exotic trigger scenarios like an 
inner-detector scan at 18 kHz [27]. The performance of a typical baseline ROS system with 4 
ROBINs is somewhat above the worst-case point. However for an extreme scenario, the number 
of ROBINs per PC or the number of ROLs per ROBIN has to be reduced. 
The typical stand-alone network setup is again derived from figure 2, by adding the same 
data source on the S-Links plus 2 PCs18 attached to the network switch. All data and delete 
requests are then sent via the switch to the ROBIN network interface. Using the custom network 
protocol the parameters were found [9] to be tr ~ 9.3 µs and tf = 5.24 µs, which leads to 
approximately 17 kHz request rate per channel at 100 kHz L1-rate. The increased request 
processing time is explained by the additional overhead required to decode and encode the 
network messages.  
8. Conclusion 
The ROBIN has been successfully developed, built and installed into the ATLAS TDAQ system 
and is heavily used in the current commissioning of the ATLAS detector. For the baseline PCI-
based readout architecture the performance requirements are easily met. Concerning the 
network-based readout a realistic test-setup has not yet been established. However, the available 
results indicate that the ROBIN performance is at least close to the worst-case requirements. 
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